Verilog RTL级代码编写指南（精华20篇文章）
5星
- 浏览量: 0
- 大小:None
- 文件类型：None
简介：
本合集包含20篇精华文章，专注于讲解如何高效地使用Verilog进行RTL级别的代码设计与优化，适合硬件工程师学习参考。
Verilog RTL级代码编写指导（20篇精华文章）目录如下：
1. Actel HDL Coding Style Guide
2. Advanced High-level HDL Design Techniques for Programmable Logic
3. Designing Safe Verilog State Machines with Synplify
4. FPGA优秀设计的十条戒律
5. Guide to HDL Coding Styles for Synthesis
6. IEEE P1364.1_IEEE Standard for Verilog Register Transfer Level Synthesis
7. IEEE P1364.1D1.4_Draft Standard for Verilog RTL Synthesis
8. Nonblocking Assignments in Verilog, Coding Styles That Kill!
9. Practical FSM Analysis for Verilog
10. Re-timing for Performance Improvement in FPGA Designs
11. RTL Coding Styles That Yield Simulation and Synthesis Mismatches
12. State Machine Coding Styles for Synthesis
13. State machine design techniques for Verilog and VHDL
14. Synthesis and Simulation Design Guide
15. The Verilog Golden Reference Guide
16. Verilog Coding Style for Efficient Digital Design
17. Verilog HDL Coding (Motorola)
18. Verilog HDL Synthesis A Practical Primer
19. Xilinx：HDL Coding Style
20. 可综合的Verilog语法（剑桥大学，影印）
全部评论 (0)
